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For very-large-scale integration (VLSI) circuits, the activation of all flip-flops
that are used to store data is synchronized by clock signals delivered through
clock networks. Due to very high frequency of clock signal switches, the dynamic
power consumed on clock networks takes a considerable portion of the total
power consumption of the circuits. In addition, the largest amount of power
consumption in the clock networks comes from the flip-flops and the buffers that
drive the flip-flops at the clock network boundary. In addition, the requirement
of simultaneously activating all flip-flops for synchronous circuits induces a high
peak power/ground noise (i.e., voltage drop) at the clock boundary.
In this regards, this thesis addresses two new problems: the problem of
reducing the clock power consumption at the clock network boundary, and the
problem of reducing the peak current at the clock network boundary. Unlike the
prior works which have considered the optimization of flip-flops and clock buffers
separately, our approach takes into account the co-optimization of flip-flops and
clock buffers. Precisely, we propose four different types of hardware component
that can implement a set of flip-flops and their driving buffer as a single unit.
The key idea for the derivation of the four types of clock boundary component
is that one of the inverters in the driving buffer and one of the inverters in each
flip-flop can be combined and removed without changing the functionality of
the flip-flops. Consequently, we have a more freedom to select (i.e., allocate)
clock boundary components that is able to reduce the power consumption or
peak current under timing constraint. We have implemented our approach of
clock boundary optimization under bounded clock skew constraint and tested
i
it with ISCAS 89’ benchmark circuits. The experimental results confirm that
our approach is able to reduce the clock power consumption by 7.9∼10.2% and
power/ground noise by 27.7%∼30.9% on average.
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In a synchronous digital circuit, a clock signal is delivered through clock dis-
tribution network to sequential elements, such as flip-flops or latches. A clock
signal is a periodic signal switching from 1 to 0 or from 0 to 1, which is used to
maintain synchronization of the circuit. It determines when a storage element
receives the input data and change its output value. This change can only hap-
pen at clock rising/falling edges so that we can assure that the synchronization
of storage elements. In other words, a clock signal in a digital circuit can be
likened to a heart of humans. Hence, for keeping circuit’s synchronization and
operating stably, the clock signal should be designed with careful consideration
the following design metrics.
1
1.2 Metrics of Clock Design
Power consumption: Due to its incessant switching activity, a clock distribu-
tion network consumes significant amount of power. According to the works of
[2, 3], power consumption in the clock distribution network accounts for up to
40% of the total circuit power. Power consumption of a clock can be represented
as follows:
P = α · C · V 2 · f (1.1)
, where α is switching activity of the circuit, C is total amount of circuit,
V is supply voltage and f is clock frequency. Many techniques to minimize
each factor in Eq. 1.1 have been suggested: dynamic voltage and frequency
scaling[4, 5], which minimizes V of f , clock gating[6, 7], which cuts clock signal
so that minimize α, and buffer insertion technique[8, 9, 10, 11], which reduces
capacitive load, C. And as a special method to save power, resonant clock
technique[12, 13, 14] has been suggested. In the resonant clock, the electrons
are stored in the embedded inductors, not dissipated through NMOS transistor.
Slew rate: The slew rate of a clock signal refers to the transition time
from Vlow to Vhigh, or from Vhigh to Vlow. Usually Vlow and Vhigh is determined
as 10% and 90% of supply voltage, respectively. A clock signal with high slew
rate, i.e., a clock signal that switches more slowly, can cause the delay and
power consumption to increase. Thus, the slew rate should be met the given
constraints in clock design.
Clock skew: For proper operation of synchronous systems, the clock signal
at every storage elements must appear at the same instance. Unfortunately, as
the clock signal is transferred through physical metal wires from one source to
the multiple clock sinks, this cannot always be guaranteed. This difference of
the maximum and minimum arrival time between flip-flops is referred to the
2
skew. Since a large clock skew may cause the circuit to malfunction, which leads
to a system failure. In this regards, lots of researches have been studied under
various clock skew constraints: zero skew constraint[15, 16, 17], bounded skew
constraint[18, 19, 20, 21], and useful skew constraint[22, 23].
(a) Clock tree (b) Cross link
(c) Clock spine (d) Clock mesh
Figure 1.1: Four clock network topologies.
3
1.3 Clock Network Topologies
As mentioned in the previous section, a clock signal must be delivered to every
flip-flops while the clock skew is minimized or does not excess certain bound.
As the CMOS technology scales down to sub-micron, however, a small change
in supply voltage or temperature causes larger effect on timing, which makes it
more difficult to meet timing constraints.
To mitigate the effect of variation, several clock network topologies where
some redundant clock signal paths are added. Fig. 1.1 shows four types of clock
network topology, according to tolerance to variations. Clock tree in Fig. 1.1(a)
has been most widely used clock networks for its simplicity. Instead, since each
flip-flop receives the clock signal from only one buffer, the delay variation on
a driving wire or a buffer directly induces timing variation, which results in
worsening the clock skew. The structure of cross link in Fig. 1.1(b) has some
wires that crosses between leaf nodes offering path redundancy, by which more
tolerant to the clock skew.
Clock spine[24, 25, 26] in Fig. 1.1(c) is more skew-tolerant topology. The
clock spine structure has special wires, called a spine, to which every flip-flop is
connected in the close distance. Each spine is driven by multiple buffers, which
offers multiple clock signal path to sink flip-flops so that the clock network
becomes more tolerant to the variation.
The structure in Fig. 1.1(d), having even more redundant clock path, called
clock mesh[27, 28, 29]. A clock mesh structure consists of a grid-shaped clock
mesh, sink flip-flops connected to the mesh in the close distance, buffers which
directly drive the grid-shaped clock mesh, and finally a top level tree that
drives the buffers. The clock mesh structure, due to its plenty of redundancy,
has lowest clock skew and strong tolerance to variation. However, due to that
4
redundancy, large power consumption on the clock mesh is the biggest flaw of
this structure.
1.4 Multibit Flip-flop
Many researches have been focused on decreasing clock power, as briefly men-
tioned in Section 1.2. Recently, studies on a multi-bit flip-flop have been con-
ducted.
Fig. 1.2 represents the structure of 2-bit MBFF. The idea of MBFF is that
by merging multiple flip-flops into a merged larger cell, cell power consumption








































(a) 1-bit flip-flops (b) 2-bit flip-flop
Figure 1.2: Internal structure of 1-bit master-slave based flip-flops and 2-bit
flip-flop in which the pairs of master-slave latches share the clock driving logic.
Obviously, an MBFF can reduce power consumption, however, have two
drawbacks: (1) due to its large cell size, it may be not easy to find region to
locate the MBFF. (2) Because an MBFF is a merged structure from multiple
flip-flops, the original data path of the flip-flop should be routed again.
5
1.5 Simultaneous Switching Noise
In a synchronous digital circuits, a clock signal is delivered through clock dis-
tribution network to sequential elements. By the clock signal, all sequential
elements (e.g., flip-flops) switch simultaneously at clock edges. This simultane-
ous switching causes a high peak current on the power/ground line, resulting
in voltage fluctuation on the line. This is called as simultaneous switching noise
(SSN) or power/ground bounce. The high peak current weakens the circuit
performance and undermines the reliability of system [30].
To mitigate SSN, (1) distance between power/ground lines should be widen
and distance from the ground line should be shortened, (2) current on a power/ground
line should be dispersed, or (3) decoupling capacitors should be used to shield
intrinsic inductance of power/ground line.
Among methodologies to mitigate SSN, this thesis focuses on minimizing
the amplitude of peak current by dispersing peak current position of flip-flops,
which will be described in Chapter 3.
1.6 Contributions of This Dissertation
In this dissertation, each chapter presents the new techniques which makes the
important two energy metrics of a clock, namely power and current peak, be
minimized.
In Chapter 2, clock tree and flip-flop co-optimization technique for reducing
clock power is developed. Firstly, we introduce the new four types of hardware
components that can implement a set of flip-flops and their driving buffer as
a single unit. By exploiting these cells with buffer/inverter sizing technique, A
new algorithm which can minimize power consumption in the clock boundary
is proposed, while not violating clock skew and slew constraints, even with no
6
burden of cell relocation and net rerouting.
In Chapter 3, clock tree and flip-flop co-optimization technique for mini-
mizing peak current noise is proposed. Firstly, we show that considering the
new four types of cells for minimizing current peak is the extended version of
conventional polarity assignment technique, then a new algorithm which can
minimize supply noise with reducing current peak by exploiting the new four
types of cells is developed. Without any burden of additional placement or
rerouting, our algorithm can lower current peak and power supply noise, while
meeting clock skew and slew constraints.
7
Chapter 2




As it was introduced in Changer , by removing the number of clock inverters,
an MBFF is able to reduce clock power. several techniques of an MBFF have
been proposed [31, 32, 33, 34, 35, 36, 37].
The representative flaws of an MBFF is that we should perturb the existing
placement, and its data path should be detoured.
To overcome the problem, Moon and Kim [38] proposed a new flip-flop
design called LC-MBFF (loosely coupled multi-bit flip-flop) to resolve the area
and routing capacity constraints incurred by the generation and placement of
MBFFs during the post-placement stage. The fundamental difference between
the structures of LC-MBFF and normal MBFF is that LC-MBFF does not
physically merge their constituent single-bit flip-flops. Instead, they logically
8
merge them by creating short (internal clock) wires to connect them without
physically moving them. Our approach to the reduction of clock power including
the flip-flop power is different from the conventional ones in that unlike the
existing approaches in which the two tasks of buffer insertion/sizing and flip-
flop optimization were performed independently with no interaction between
them, our work focuses on a new (complementary) problem of optimizing the
boundary between the clock tree and flip-flops, which has never been addressed
by the prior works.
2.2 Types of Boundary Optimization
The problem of clock tree boundary optimization we want to solve is based on
the following observation of the internal implementation of clock buffers and
flip-flops.
1. Boundary-unoptimized positive clock (FF+2inv): Fig. 2.1(a) shows the logic
on the clock signal path from a leaf of clock tree to a flip-flop. The leaf
is represented with a buffer, made of two inverters v1 and v2, and the
flip-flop has two clock inverters v3 and v4. Fig. 2.1(a) is the typical logic
path of clock signal of conventional clock trees. Since a buffer (v1 and v2)
drives the flip-flop, the polarity of clock signal to the flip-flop is positive.
We use notation FF+2inv to refer this type of flip-flop.
2. Boundary-optimized negative clock (FF+2inv → FF
−
1inv): Fig. 2.1(b) shows
an optimization of the logic on the clock signal path in Fig. 2.1(a), in which
inverters v2 and v3 are cancelled, and inverter v1 is up-sized to meet the
clock time constraint. Our experiments show that the amount of power
saved by removing the two clock inverters is more than the amount of
power loss by the up-sizing of the inverter. Since inverter v1 drives the
9
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optimized flip-flop, the polarity of clock signal to the flip-flop is changed
to be negative. We use notation FF−1inv to refer this type of optimized
flip-flop with negative polarity of input clock signal.
3. Polarity-optimized negative clock (FF+2inv → FF
−
2inv): Fig. 2.1(c) shows
an optimization of the leaf buffer in Fig. 2.1(a), in which inverter v2 is re-
moved and the flip-flop is replaced with a negative edge triggered one. The
power saving by this conversion in general would not be larger than that
in Fig. 2.1(b). However, it enables to make a chance of boundary optimiza-
tion if the resulting optimization does not violate the timing constraint at
all. We use notation FF−2inv to refer this type of flip-flop which is driven
by the transformed clock signal.





shows a boundary optimization of the leaf buffer in Fig. 2.1(c) and flip-
flop, in which inverter v2 is removed and v3 in the flip-flop is grouped
with v1 to form a leaf buffer. The power saving can be achieved if the
total power saved by the flip-flops with one clock inverter is larger than
the power loss by the buffer that drives the flip-flop. We use notation
FF+1inv to refer this type of optimized flip-flop with positive polarity of
input clock signal.
Note that the upsizing of inverters in Fig. 2.1 may cause the white space
problem. To take into account this problem, we set the size of the second inverter
in every leaf clock buffer allocated in the initial clock tree to that of its one-
level bigger one. For example, if an INV X4 (= 0.798um2) is allocated, its size
is assumed to that of INV X8 (= 1.064um2) before placement. The rationale
is that if an upsizing happened in the process of boundary optimization, in
almost all cases, it was observed that it was upsized to that of its immediate
11
up-level. This scheme effectively solves the space problem. However, an area
penalty occurs, but the area overhead is very low, which is measured to less
than 0.3% increase of the total area of clock tree.
In addition, our low-power boundary optimization technique of the clock
tree is performed after the placement of logic gates including flip-flops and the
synthesis of the clock tree have been completed. Thus, our boundary optimiza-
tion should not violate the clock skew and slew constraints, which have been
preserved from the prior stages of design process.
2.3 Analysis of Four Types of Flip-flop
In this section, we analyze the power consumption characteristics of four types
of flip-flop, in terms of inside and outside of a flip-flop.










Figure 2.2: Measuring internal power of four types of flip-flops. Power consump-
tion of inside of a flip-flop is measured by applying different supply voltage to
each internal flip-flop elements. VDD CI, VDD ML, VDD SL, and VDD OTH
mean the supply voltage applied to clock inverters, master latch, slave latch,
and other components, like a feedback inverter, respectively.
12
Table 2.1: Amount of power consumption of four types of flip-flops, which are
driven by a/an buffer/inverter. The input clock signal with input slew 30ps is
passed through two inverters, INV X4 and INV X16 of Nangate 45nm technol-
ogy, for more natural clock signal. Note that, compared with the conventional





duces by 9.7% and 13.8% respectively when measured in only flip-flop itself,
and 6.6% and 9.3% respectively when considering the driving buffer/inverter
and flip-flop together.
Flip-flop
Power (uW) Sum (uW) %
BUF/INV CI ML SL OTH p(FF) p(total) p(FF) p(total)
FF+2inv 2.02 1.70 0.18 0.89 6.29 9.06 11.08 - -
FF−2inv 1.78 1.70 0.17 0.92 6.28 9.07 10.85 0.1% -2.0%
FF+1inv 2.17 0.80 0.17 0.92 6.29 8.18 10.35 -9.7% -6.6%
FF−1inv 2.24 0.45 0.18 0.89 6.29 7.82 10.05 -13.8% -9.3%
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As shown in Fig. 2.1, the proposed four types of flip-flops have different
power consumption characteristics due to their variant structure. To measure
and compare the amount of internal power consumption of four types of flip-
flops, we added additional VDD/VSS input pins in the flip-flop spice netlist.
Each type of flip-flops is driven by a buffer or an inverter, depending on trigger-
ing edge of them, i.e., FF+2inv and FF
+
1inv are driven by BUF X4, and FF
−
2inv
and FF−1inv are driven by INV X8, respectively. The clock input signal entering
to these buffers/inverters are generated through two inverters from the primitive
pulse with 30ps of input slew. The measured power are arranged in Table 2.1.
As expected, FF−2inv consumes similar amount of power with FF
+
2inv, as they
have the same number of clock inverters. In the other hand, FF+1inv and FF
+
2inv
shows that they spend less amount of power by 9.7sim13.8% than FF+2inv. With
considering the driving buffers/inverters together, reduction decreases upto by
6.6sim9.3%, however, it still has possibilities to reduce power consumption if
we allocate them properly.
2.3.2 Characterization of Power Consumption
Figs. 2.3(a) and (b) show the changes of the power consumption of the four
types of flip-flop introduced in Fig. 2.1 as the output capacitance and transi-
tion time constraints of the driving leaf buffer (or inverter) change, respectively.
For FF+2inv and FF
−
2inv, we used DFFRS X1 in Nangate Open Cell library. For
FF+1inv and FF
−
1inv, we removed one internal clock inverter in DFFRS X1. We
performed HSPICE simulation for the flip-flops by varying the output capac-
itance and transition time values. Note that besides each flip-flop itself, the
power consumption in Figs. 2.3(a) and (b) includes that of the driving leaf
buffer or inverter (i.e., the blue triangles of leaf in Fig. 2.1). Thus, the gap from






2inv in Fig. 2.3 directly
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indicates the amount of power saving achieved if the initial type of flip-flop
(FF+2inv) is to be replaced with the type of flip-flop corresponding to the power
curve. The gaps between curves indicate that the clock tree boundary power
can be reduced by up to 9% if the clock tree boundary optimization is effectively
performed. Our goal is to find a set of flip-flops of FF+2inv in an input circuit and




1inv with sink buffer
optimization so that the resulting saving of clock power consumption should be
maximized.
2.4 Problem Formulation
We formally describe the clock tree boundary cell optimization problem as
follows:
BoundaryMin problem: (Clock tree boundary optimization for clock
power minimization) Given a buffered clock tree T with a set E of (already
allocated) leaf buffering elements, a library B of buffers, a library I of inverters,
a set R of (already allocated) flip-flops driven by the cells in E, clock skew bound
constraint δ, and clock slew rate constraint κ, replace the cells in E and R by





















where ti and si are the clock arrival time at flip-flop ϕ2(fi) and the output slew















input transition time = 113ps
7%












input transition time (ps)





output capacitance = 25.6fF 6% ~ 9%
(b) Power curves with respect to transition time





FF−1inv. (a) Power curves produced as the output driving capacitance changes.
(b) Power curves produced as the driving transition time changes.
16
Note that BoundaryMin considers all possible flip-flop mappings, including
the mapping corresponding to the input clock tree. Thus, BoundaryMin may
return the input clock tree as a solution if its power cost is the least.
2.5 The Proposed Algorithm
2.5.1 Independence Assumption
To simplify the approach, we assume that changing the cell type of a leaf node
has little impact on its sibling nodes, as in [1]. However, the impact on delay
variation is not negligible amount. To verify this, HSPICE simulation modelling
ISCAS’89 benchmark circuit s35932 was executed. Among several leaf nodes,
we choose one leaf node with 4 buffers as in Fig. 2.4(a). The leaf buffers e1 ∼ e4
are initially mapped to BUF X16. After replacing e3 and e4 into INV X16,
HSPICe simulation was executed again. This is one of the worst case in in
terms of skew where half of the siblings have opposite polarity from the other
half. Fig. 2.4(b) shows delay difference of clock signal measured on input of a
buffer, e1. The delay difference is roughly 11ps, when the clock period is 2ns.
This is only 0.5% of the clock period. Change of flip-flop types in the lower level
has little impact on the timing variation in the upper level. It is because the
capacitance of flip-flop clock pin is not seen in the upper level, blocked by the
input capacitance of the buffer. Hence, we assume that a cell type of each sink
group can independently changed.
2.5.2 BoundaryMin Algorithm
Fig. 2.6 shows the positioning and steps of our optimization algorithm which
solves the BoundaryMin problem in four steps: (Step 1) Generating mapping
candidates of flip-flops, from which the resulting clock latency, clock transition
time, and (local) clock power are extracted; (Step 2) Sifting out the flip-flop
17
... ... ... ...
e1 e2 e3 e4
(a)
(b)
Figure 2.4: The effect of cell type change on sibling nodes. Simulation was
performed on HSPICE with an ISCAS’89 benchmark circuit s35932, where P&R
and clock tree synthesis was finished in IC compiler. We measured delay and
slew values on one of the leaf nodes of s35932, shown in (a), all of which had
initial cell type of BUF X16. After replacing e3 and e4 with INV 16, HSPICE
simulation was executed again. The clock signal at the input of e1 before and






















































































































































































































































































































































































































R1 R2 R3 R4
e1 e2 e3 e4




(e1, R1) (BUF X16, FF
+
2inv)
(e2, R2) (BUF X16, FF
+
2inv)
(e3, R3) (BUF X16, FF
+
2inv)




(b) Initial data for (a)
Figure 2.5: A small example for illustrating our four-step algorithm. (a) A clock
tree with four subsets R1, R2, R3 and R4 of flip-flops, each of which is driven by
distinct buffering elements (sinks) e1, e2, e3, and e4, respectively. (b) Clock skew
bound and slew rate constraints, and the clock power of the initial mapping of
ϕ1 and ϕ2. ‘Initial’ mapping represents the types of clock buffers and flop-flops
at the four clock leaves of the initial clock tree.
20




2. .db for synthesis
3.  Milkyway library

















Slew const. : κ
Skew const. : δ
Figure 2.6: The positioning and steps of the proposed optimization of clock tree
boundary. The library setup is described in detail in Sec.2.6.1.
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Table 2.3: A summary of results produced by Step 2: The candidate mappings
of flip-flops in the clock tree in Fig. 2.5(a) under κ = 100ps are listed. The
flip-flops that are driven by the same buffering element are mapped uniformly.
Flip-flop Flip-flop
Buffer/Inverter sizes meeting trans. constraint
group type
R1
FF+2inv BUF X16, BUF X32
FF−1inv INV X8, INV X16, INV X32
FF+1inv BUF X32
FF−2inv INV X8, INV X16, INV X32
R2
FF+2inv BUF X16, BUF X32
FF−1inv INV X4, INV X8, INV X16, INV X32
FF+1inv BUF X32
FF−2inv INV X8, INV X16, INV X32
R3
FF+2inv BUF X16, BUF X32
FF−1inv INV X4, INV X8, INV X16, INV X32
FF+1inv BUF X32
FF−2inv INV X16, INV X32
R4
FF+2inv BUF X16, BUF X32
FF−1inv INV X4, INV X8, INV X16, INV X32
FF+1inv BUF X16, BUF X32
FF−2inv INV X4, INV X8, INV X16, INV X32
22
candidates that violate the transition time (i.e., clock skew) constraint; (Step
3) Enumerating feasible instances of solution from the combinations of flip-flop
candidates that satisfy the clock skew constraint; (Step 4) Selecting a power-
minimal instance among those obtained from Step 3. We describe the four
steps of our algorithm in the following, using a simple illustrative clock tree in
Fig. 2.5(a).
Step 1 (Generating mapping candidates of every flip-flop): Table 2.2 partially
summarizes the timing and power-related data extracted for the mapping can-
didates of the flip-flops in set R1 of the clock tree in Fig. 2.5(a). Each mapping
is described by the first and second columns of the table. For example, the first
row corresponds to the mapping of flip-flop type FF+2inv to every flip-flop in R1
and buffer type BUF X1 to buffering element e1. The three Timing extraction
columns indicate the longest and shortest clock latencies, and the longest clock
transition time to the flip-flops, respectively, from which we can compute the
local clock skew in R1 and the clock slew rate on e1 to R1 for the correspond-
ing mapping. The last three columns are the data required for the calculation
of clock power consumption for the mapping. (We used HSPICE to calculate
the power consumption based on the parameter values.) The table shows, for
brevity, only the mapping results for the mappings of FF+2inv and FF
−
1inv. We
simulated process variation by expanding the gap between the best and the
worst latencies to each flip-flop by -15% and +15% of its nominal latency, re-
spectively. We mark the flip-flop candidates that meet the skew constraint for
every combination of latencies.
Step 2 (Sifting out the flip-flop candidates): This step examines each of the
mapping candidates obtained in Step 1 and filters out those that violate the














































































































































































































































































































































































































































































































































































100ps, the mapping candidates (FF+2inv, BUF X1), (FF
+
2inv, BUF X2), and
(FF−1inv, INV X1) in Table 2.2 will be excluded from consideration. The map-
ping candidates of flip-flops in Fig. 2.5(a) under κ = 100ps are shown in Ta-
ble 2.3.
Step 3 (Generating feasible instances of solution): This step explores all possi-
ble solution instances that satisfy the clock skew constraint as well as the clock
slew rate constraint. The exploration is performed by preparing the latency in-
tervals of all candidate mappings produced in Step 2. Fig. 2.7(a) shows a chart
of latency intervals of all candidate mappings where the x-axis represents the
clock latency and the y-axis represents the mapping candidates. For example,
the red short interval at (FF+2inv, BUF X16) is [428, 474], the values of which
are respectively the latencies of earliest and latest corners in the row of (FF+2inv,
BUF X16) in Table 2.2. Then, we slide the interval chart from right to left by
using clock skew window, which is a rectangular box whose width (i.e., hor-
izontal interval) equals the clock skew bound constraint δ. Fig. 2.7(b) shows
the clock skew window that starts scanning the latency interval chart. We sort
the latency intervals on the chart according to their max latency values of the
intervals. Let (t1, t2, · · · , tM ) be the sorted max values of the latency intervals.
Then, the clock skew windows to be checked are those windows of intervals
[t1 − δ, t1], [t2 − δ, t2], · · · , [tM − δ, tM ].
The window of an interval [ti−δ, ti] is called feasible if the window contains
at least one latency interval on the rows corresponding to each flip-flop set
driven by the same buffer or inverter. For example, the starting window in
Fig. 2.7(b) is feasible since each of R1, · · · , R4 has at least one latency interval.
Then, we compute, for every feasible clock skew window, a feasible instance
of mapping solution that minimizes the quantity in Eq.(1) while considering
the ranges of mappings ϕ1 and ϕ2 for each flip-flop set Ri are the pairs of
25
buffers/inverters and flip-flops corresponding to the latency intervals on that
window.
Step 4 (Choosing a power-minimal instance of solution): From the feasible in-
stance of solution, we choose the solution instance which has the least power
consumption. Thus, the boundary optimization result corresponding to the cho-
sen one makes sure that the clock tree with the mapped types of flip-flops and
driving buffers/inverters consumes a minimal (boundary) clock power while still
meeting the clock skew and slew constraints. Table 2.4 lists the feasible map-
pings obtained from Step 3 and their clock power consumption for the clock tree
in Fig. 2.5(a). This step selects the mapping on the first row which consumes the
least power. The corresponding mapping is (FF−1inv, INV X8) for R1, (FF
−
1inv,
INV X4) for R2 and R3, and (FF
+
1inv, BUF X4) for R4. Thus, the clock power
is reduced from 424.9uW (in Fig. 2.5(b)) to 379uW , which amounts to 10.8%
power reduction.
Time complexity: Let R1, · · · , RK be the input flip-flop sets, each of which
is driven by the same buffering element, and B and I are the types of buffers
and inverters to which a buffering element can be mapped. Since the timing
and power numbers will be extracted for every possible mapping of input flip-
flop sets, the number of applications of extraction tool (we used Synopsys’ IC
compiler in this work) is bounded by K ·4 ·(|B|+ |I|), which equals the maximal
number of rows in Table 2.2. Thus the run time is O(K · (|B|+ |I|) ·H) where
H indicates the design tool’s timing/power extraction time run for a section of
the clock sub-tree only containing a flip-flop set with the same driving buffering
element. Since checking if a mapping candidate (i.e., each row in Table 2.2)
violates the slew constraint or not can be done in a constant time, Step 2 takes
O(K · (|B|+ |I|).
26




















(a) Latency interval chart of Table 2.2




















κ = 100 ps
(b) Enumeration of solution instances by using clock skew window.
Figure 2.7: An illustration of Step 3 which exhaustively explores solution in-
stances using concept of latency interval chart and clock skew window.
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1: function BoundaryMin(T , F,B, I, δ, κ)
2: // T : input clock tree with flip-flip sets R1, · · · , RK






1inv } ▷ used in
Step 1
4: // B, I: buffer and inverter libraries ▷ used in Step 1
5: // δ, κ: clock skew bound and slew rate constraints
6: D ← Mapping candidates for R1, · · · , RK ; ▷ Step 1
7: L ← Candidates in D satisfying slew < κ; ▷ Step 2
8: L← Latency intervals in L in decreasing order;
9: Pmin ←∞;
10: Sol← ∅;
11: // Explore feasible solutions using clock skew window ▷
Step 3
12: for [ti − δ, ti] ∈ L do
13: li ← [ti − δ, ti];
14: if exist feasible mapping(li, {R1, · · · , RK}) then
15: Pli ← min. power on [ti − δ, ti];
16: if Pli < Pmin then ▷ Step 4
17: Pmin ← Pli ;






Figure 2.8: Algorithm of synthesizing a power-minimal clock tree boundary
cells.
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In Step 3, the number of windows to be checked is bounded byK ·4·(|B|+|I|)
since it amounts to the maximal number of rows a latency interval chart can
have. Since we can find, for a feasible window, a power minimal assignment
of the flip-flops together with compatible buffers/inverters for each input flip-
flop set in a window in O(K · (|B| + |I|), the run time of Step 3 is bounded
by O(K2 · (|B|+ |I|)2). The last step can be done in constant time. Thus, the
complexity of our clock tree boundary optimization takes O(K2 ·H ·(|B|+ |I|)2)
where K is the input flip-flop sets and H is the (local) timing/power extraction
time for a section of the clock subtree containing an input flip-flop set. The
pseudo code of the algorithm is shown in Fig. 2.8.
2.6 Experimental Results
2.6.1 Experimental Setup
Our proposed algorithm BoundaryMin has been implemented in tcl scripts
and Python language on a Linux machine and tested on ISCAS’89 benchmark
circuits. The benchmarks were synthesized using Synopsys’s Design compiler
and clock trees were synthesized with Synopsys’ IC compiler, using Nangate
45nm Open Cell library [39].
To make the benchmarks synthesizable with the new types of flip-flop FF+1inv,
FF−2inv, and FF
−
1inv in the interaction with Synopsys’ Design compiler and IC
compiler, we have prepared the following libraries: we created a Milkyway refer-
ence library from Synopsys to import them into IC compiler. We also modified
liberty library and generated .db file with Synopsys’ Library compiler to be
synthesizable by Design compiler and to be timing available by IC compiler.
In addition, for HSPICE simulation, we created spice netlist files for the new











































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































All benchmark circuits were implemented with operating clock frequency
of 500MHz and VDD of 0.95V. RC information of the clock trees before and
after applying our algorithm was extracted in SPEF format from IC compiler
for HSPICE simulation.
2.6.2 Clock Tree Boundary Optimization Results
Experiments are performed on three versions for a set of benchmark clock trees
by varying the content of buffer library available to use. The forth columns (la-
beled by #R) in Tables 2.5, 2.6, and 2.7 indicate the numbers of flip-flop groups
driven by the same clock buffering elements produced by the IC compiler when
the buffer libraries are set to {BUF X1, BUF X2, BUF X4, BUF X8, BUF X16,
BUF X32}, {BUF X8, BUF X16, BUF X32}, and {BUF X16, BUF X32} from
Nangate Open Cell library, respectively. The fifth, sixth, and seventh columns
of the tables show the (global) clock skew, maximum clock slew, and the power
consumption of the initial clock trees. For all testcases, we set the clock skew
constraint (δ) to 100ps and slew constraint (κ) to 100ps.
The columns labelled as power represent the amount of power consump-
tion before and after the application of our BoundaryMin, in which the
three values labelled as L.buf, L.ffs and others, indicate respectively the to-
tal power consumed by in the parentheses of the columns labelled Power, the
leaf clock buffers/inverters, by flip-flops, and by the rest of clock tree. The last
two columns show the power saving by total power consumption of clock tree
and by power consumption of the leaf clock buffers/inverters and flip-flops only,
respectively. All measurements were done by HSPICE with SPEF-formatted file
from IC compiler for the clock trees before and after the application of Bound-
aryMin. In summary, BoundaryMin is able to reduce the clock power by



















































































































































































































































































































































































































































































































































































































Clock pin capacitance (fF)
Initial
Ours










(b) Distribution of clock pin capacitances for s5378
Figure 2.10: (a) Input capacitances seen at the front of clock pin before and
after one of the clock inverters is removed. (b) The distribution of input capac-











Initial skew Our skew Initial slew Our slew
s1423 s15850 s5378 s13207 s38584 s38417 s35932
Figure 2.11: Comparison of the clock skew and maximum slew between the
input clock trees and the optimized clock trees by BoundaryMin. The initial
clock trees are generated with buffers BUF X8, BUF X16, and BUF X32. It
reveals that the differences are well controlled by BoundaryMin under the
clock skew and slew constraints.
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aryMin in design process is that it does not change the placement of flip-flops
as well as routing of the input clock trees at all and BoundaryMin is also able
to cope with process variation.
Table 2.9: More restricted timing and power constraints.







slew -17 -3 -49 30
latency shift -5 -5 0 10
latency expand -10 -10 -10 0
power increase -80 -10 -41 40
p select sink 80 40 55 80
Figs. 2.9(a) and (b) show the comparison of the distribution of flip-flop
power consumption before and after the boundary optimization by our Bound-
aryMin for s5378 in Table 2.5 and s38584 in Table 2.7, respectively. We divided
the layout of each circuit into 6×6 grids and measured the power consumption
on those grids. It shows that the peak powers (the yellow bars) in the ini-
tial clock trees are considerably reduced, which implies that the power/ground
noise will be well-controllable if our BoundaryMin algorithm can be exploited
properly.
2.6.3 Capacitance Analysis on Flip-flops






2inv used in our work
have different net connections inside the HSPICE netlist. Specifically, the ca-
pacitance seen at the clock pin which was shielded by a clock inverter in FF+2inv
is revealed after the removal of the inverter in the modified flip-flops FF+1inv
and FF−1inv, which may cause to increase the clock pin capacitance, as shown
in Fig. 2.10(a). It shows that the pin capacitances after optimization increase
by about 60%, which is not trivial, as shown in Fig. 2.10(b). BoundaryMin
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takes into account this effect by carefully resizing buffers and inverters in order
not to violate the timing constraints.
2.6.4 Slew and Skew Analysis
Fig. 2.11 shows the changes of the worst skew and maximum slew before and
after the application of BoundaryMin. The target skew and target slew each
is set to 100ps. It shows the worst skew after applying our algorithm slightly
increases. The increase is mainly due to the clock pin capacitance increase as
discussed in Sec.2.6.3 i.e., removing one of the clock inverters increases the clock
pin capacitance. With a delicate buffer/inverter sizing by BoundaryMin under
the clock skew and maximum slew constraints, no timing violation is observed
even though it causes a slight increase of clock skew.
2.6.5 Window Width Analysis
Table 2.10 and Fig. 2.12 show the amount of reduced power consumption while
narrowing skew window width κ in Fig. 2.7 from 100 (ps). BoundaryMin
selects one set of a leaf buffer and leaf flip-flops types with least power con-
sumption which are covered by the skew window with width of κ. As κ scales
down, there exist the fewer mapping candidates, thus, the amount of power
consumption we can reduce will be less. As shown in Table 2.10, the percentage
of reduced power consumption is from 12.07% to 3.89%. Below window width
of 70 ps, there is no solution due to skew violation.
The reason why the worst skew does not reduce while narrowing skew win-
dow width is that when measuring latency and transition values in IC compiler,
the input capacitance of sibling clock pins will be able to be changed in final
mapping. To cope with this matter, we iteratively solve BoundaryMin to skip
the solutions which violate skew constraint.
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Table 2.10: Reduced power variation along with window width scaling. L.buf
and L.ffs mean the leaf buffering elements and leaf flip-flops, respectively. As
the window width scales down from 100 ps, the amount of reduced power con-
sumption shrinks together. Below the window width of 65 ps, there is not any
solution which satisfies the given window width.
width
timing (ps) power (mW) reduced reduced
skew slew others L.buf L.ffs sum (total) (pure)
base 40.4 52.13 0.372 2.09 14.90 17.36 - -
0.1 39.2 97.62 0.413 1.43 13.43 15.27 -12.07% -12.57%
0.095 53.7 78.97 0.585 1.59 13.28 15.46 -10.99% -12.49%
0.09 53.8 78.98 0.573 1.58 13.29 15.44 -11.08% -12.51%
0.085 33.5 97.62 0.391 1.28 14.03 15.70 -9.60% -9.92%
0.08 42.3 97.62 0.382 1.19 14.36 15.93 -8.28% -8.52%
0.075 41.5 97.62 0.382 1.17 14.43 15.98 -7.95% -8.18%
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Figure 2.12: Graphical representation of Table 2.10.
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2.7 Conclusions
This work solved a new problem of optimizing the boundary of buffered clock
trees, which has never been addressed as yet. We showed that the clock buffering
elements that directly drive flip-flops should not necessarily be buffers. Specifi-
cally, we showed that by co-optimizing the cells in both buffering elements and
flip-flops, the boundary of clock tree could be optimized to save clock power
further. Through experiments with benchmark circuits, it was shown that that
our boundary optimization algorithm for clock trees was able to reduce the
clock power by 7.9%∼10.2%on average with no timing violation, even with no
burden of cell relocation and net rerouting.
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Chapter 3




In a synchronous digital circuits, a clock signal is delivered through clock dis-
tribution network to sequential elements. By the clock signal, all sequential
elements (e.g., flip-flops) switch simultaneously at clock edges. This simultane-
ous switching causes a high peak current on the power/ground line, resulting
in voltage fluctuation on the line. This is called as simultaneous switching noise
(SSN) or power/ground bounce. The high peak current weakens the circuit
performance and undermines the reliability of system [30].
Since clock buffers consume the current at the clock edges, a large amount
of current is generated around the clock edges, which lets the clock buffers
be one of the major sources of power/ground noise. For this reason, many
researches have made efforts to divert peak current by exploiting clock skew
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Current flowing through flip-flops for (a)
Current flowing through sink buffers for (a)
Current flowing through flip-flops for (b)
Current flowing through sink buffers/inverters for (b)
peak 
decreases
(c) Power cuves for (a) and (b)
Figure 3.1: Peak current profile for a buffered clock tree of circuit s5378. (a)
An initial clock tree. (b) A clock tree produced by replacing two buffers in (a)
with inverters. (c) The current (charging) flows for (a) and (b) caused by sink
buffers/inverters and flip-flops.
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scheduling (e.g., [40, 41, 42, 43, 44]), in which they tried to disperse peak
current by manipulating delay under clock skew constraint. However, for designs
with bounded clock skew constraint, the applicability is strictly limited. Clock
buffer polarity assignment (e.g., [45, 46, 47, 1]) is another technique used for
reducing power/ground noise, which exploits the fact that a current peak of
buffer (i.e., positive polarity) and inverter (i.e., negative polarity) appears at
different clock triggering edge (rising and falling). An illustrative example is
shown in Figs. 3.1(a) and (b), which are an initial clock tree of circuit s5378
with four sets of flip-flops and a clock tree obtained by simply replacing the two
sink buffers in Fig. 3.1(a) with inverters. Mixing buffers and inverters at the
boundary of clock tree is intended to disperse the power/ground noise from/to
IDD/ISS at rising/falling edge of clock signal. (It also requires to replace the
flip-flops driven by inverters with negative-edge triggered flip-flops.) To see
how much the current is charged over time around clock tree boundary, we
have conducted an HSPICE simulation for the clock trees in Figs. 3.1(a) and
(b). The yellow and green dotted curves in Fig. 3.1(c) show the changes of the
charging current i.e., power noise over time at the flip-flops and sink buffers in
Fig. 3.1(a), respectively. It shows a very high current at the flip-flops. The blue
and black solid curves in Fig. 3.1(c) show the changes of the charging current
over time at the flip-flops and sink buffers/inverters in Fig. 3.1(b), respectively.
In comparison with the dotted curves, it is shown that the peak current of the
solid curves is considerably reduced.
Note that even though the technique can be applied to clock skew bounded
designs as well as designs with clock skew scheduling, it is not able to control
the current caused by the flip-flops on the boundary of clock tree. This work
overcomes the limitation by extending the concept of polarity assignment on













Figure 3.2: Proving currents flowing in a flip-flop. I(CL), I(ML), I(SL), and
I(OTH) means current which flows into clock inverters, a master latch, a slave
latch, and other components, respectively. The first clock inverter, marked as
blue color, is absent in FF+1inv and FF
−
1inv.
3.2 Current Characteristic of Four Types of Flip-flop
To compare current characteristic of four types of flip-flop, we added additional
VDD pins to the spice netlist and measured currents, as shown in 3.2. Fig.
3.3 shows current profiles each of which is measured clock inverters, a master
latch, slave latch, and other components, like a feedback inverter, respectively.
Firstly, current flowing to clock inverters in (Fig. 3.3(a)) shows the biggest
difference between four types of flip-flop. Since the inverter marked with blue
color in 3.2 is absent in FF−2inv and FF
−
1inv, currents flowing clock inverters
in FF+2inv and FF
−
2inv have the largest peak. In Fig. 3.3(b) and (c), currents
flowing to the master and slave latch shows little difference among them. Note
that, the master and slave latch in FF−1inv draws current more earlier that










(a) A clock signal




























(b) Currents flowing into internal
clock inverters



























(d) Currents flowing into internal
slave latch
(e) Currents flowing into buffers and
inverters driving four types of
flip-flops
Figure 3.3: Currents flowing from power supply into (b) internal clock
inverters(I(CI)), (c) master latch(I(ML)), (d) slave latch(I(SL)), and (e) driv-
ing buffers/inverters of flip-flop(I(B/I)). Left and right fluctuation from (b) to
(c) is derived at clock rising edge and falling edge, respectively. Since the four
types of flip-flops exhibit different amount of peak current and time when peak
current occurs, can be exploited in our algorithm to disperse the peak current
in a clock tree.
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and one clock inverter. Meanwhile, Fig. 3.3(d) shows the currents of a driving
buffer/inverter of four types of flip-flops. The inverter driving FF−1inv has the
largest peak. That is, even if current peak can be lowered by replacing other
types of flip-flops, a driving buffer can show even larger peak. In this regards,













Figure 3.4: An example circuit for a motivational example.
3.3 Motivational Example
The sink flip-flops, due to their large numbers, are the most contributor to the
current peak, even than leaf buffers. In the previous works until now only con-
sider leaf buffers level and apply polarity assignment technique. However, since
we have more freedom to select, e.g. allocate the buffers/inverters and flip-flop
types with extended flip-flop structures, we can further minimize the current
peak than only leaf buffers are considered. In this section, we demonstrate the
limitation of previous works on polarity assignment, and the chance to further
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Table 3.1: All possible mapping candidates of R1 through R4 and the maximum
current peak of IDD and ISS when each mapping is applied. The last column
is the amount of reduction in peak current.
Peak max
























































1inv 256.3 294.3 294.3 -18.18














1inv 292.4 357.2 357.2 -0.70
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reduce current peak when our algorithm is applied.
Fig. 3.4 shows an example clock tree with four sink groups. Asink group
consists of one buffering elements and the flip-flops it drives. a buffer and a flip-
flop are filled with the same color, to represent they form one sink group. The
buffers of each sink group are denoted by ei, (i = 0, 1, 2, 3), and the flip-flops
are denoted by R1 through R4, respectively. We added two non-leaf buffers, to
observe that how the clock buffers not in leaf node have an impact on current
peak. Except the root clock buffer, all the elements are supplied from the center
of power/ground mesh. The root clock buffer receives power from ideal voltage
source. To compare the current peak when only leaf buffers are considered
versus the current peak when leaf buffers plus sink flip-flops are considered
together, we conducted SPICE simulation by changing mapping of ei and Ri
(i = 1, 2, 3, 4).
Table 3.1 shows all possible mapping of R1 · · ·R4. We assumed that if Ri is
one of {FF+2inv of FF
+
1inv }, ei is mapped to BUF X1, if Ri is one of {FF
−
2inv of
FF−1inv }, ei is mapped to INV X2. In the table, the topmost row is the initial
mapping, where all the flip-flops is the conventional D flip-flop, FF+2inv, which
results in 359.7uA of maximum current peak. The objective is to minimize the
maximum current peak, our objective is reduce this 359.7uA of current peak
appearing in ISS . The next below 4 rows represent the situation where only leaf
buffers are considered to be optimized, as in the previous work. In this case,




2inv. With these candidates,
we can at most only reduce by 7.34% of peak value. Now if we broaden the
mapping candidates with considering all 4 types of flip-flops, we can reduce
the current peak up to about 19%. The rest rows represents this result. One
thing to note is the last row from the Table 3.1. In that case, mapping all
of the flip-flops into FF−1inv that only using one-inverter-absent types does not
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guarantee to minimize current peak. From this result, we can see that a problem
of what type should be mapped to each sink group is not trivial, and requires

















Initial state, all FF+2inv
With {FF+2inv, FF 
--
2inv}
With all 4 types
Figure 3.5: Graphical representation of the (IDD, ISS) values of Table 3.1. Lying
at more left and more bottom position represents to it is a mapping with lower





sidered, as in the previous work, while the yellow dots are the mapping all four
types of flip-flops are considered. The yellow-filled area represents the region
the previous work cannot find or cannot reach. With our extended structure
of flip-flops, we can find current-peak more reduced mapping solution, which is
marked as red dot in this figure.
Meanwhile, Fig. 3.5 graphically represents the values of Table 3.1. We
marked every (IDD, ISS)) in each mapping of Ri, where the x and y values
are IDD and ISS , respectively. For example, the point marked as a star tells






















(a) IDD (b) ISS
Figure 3.6: Comparison of IDD and ISS of the initial state (dotted line), optimal
mapping when only FF+2inv and FF
−
2inv are considered as in the previous works





and FF−1inv are considered. The peak current values of the initial state, (IDD,
ISS)=(322.4, -359.7) (uA) are reduced to (279, -346.1) (uA) when only FF
+
2inv
and FF−2inv are considered. Finally, the current peaks are further reduced to
(287.7, -291.2) (uA). Even the peak of IDD becomes little higher (287.7(uA) >
279(uA)), the peak of ISS becomes a lot lower (-359.7(uA) → -346.1(uA) →
-291.2(uA).
51
the maximum current peak. Hence, a dot lying more left and more bottom posi-
tion is better mapping having more minimized peak current. The four dark blue
dots represents the cases where only FF+2inv and FF
−
2inv are considered, while
rest of yellow dots represents the cases where all four types of flip-flops are con-
sidered. Among them, the mapping with minimum current peak is marked as






1inv }, and (IDD, ISS)=(287.7, 291.2)
(uA), which is about 19% lower than the initial state.
Fig. 3.6 shows the current waves of the initial mapping (all FF+2inv), the
optimal mapping when only two types, FF+2inv and FF
−
2inv are considered (3
FF+2inv s and 1 FF
−
2inv), and the optimal mapping when all four types of flip-
flops are considered, which is (1 FF−2inv and 3 FF
−
1inv s). Though we get slightly
larger IDD, eventually we can further minimize the peak current in IDD from
-359.7 (uA) to -291.2(uA), which is about 19% reduction, while the previous
work can reduce the peak from -359.7 (uA) to -346.1 (uA), about 7.3%.
3.4 Problem Formulation
We formally describe the boundary optimization for minimizing peak current
problem as follows: BoundaryNoiseMin problem: (Clock tree boundary
optimization for peak current minimization) Given a buffered clock tree
T with a set E of (already allocated) leaf buffering elements, a library B of
buffers, a library I of inverters, a set R of (already allocated) flip-flops driven
by the cells in E, clock skew bound constraint δ, clock slew rate constraint κ,
and time sampling slots P , replace the cells in E and R by finding mapping























where ti and si are the clock arrival time at flip-flop ϕ2(fi) and the output slew
rate of the driving buffer or inverter ϕ1(ei), respectively. The term current(ϕ1(ei), ϕ2(fj), p)
is the value of peak current at a time sampling slot k caused by by the switching










































Fig. 3.7 shows the flow of our proposed algorithm of BoundaryNoiseMin.
The inputs to our framework are a synthesized buffered clock tree, and clock
skew and slew constraints δ and κ, from which the preprocessing of gathering
all the clock arrival times to each flip-flop, which are extracted1 by mapping
every leaf buffer and flip-flop to different cell types, is performed, followed by
generating current profile and sampling through HSPICE simulation.
We first sorted the grid points on a circuit according to the initial peak
current value, and apply our assignment algorithm in a greedy manner, from
the grid point with the highest current peak to the point with the lowest peak.
We transform the flip-flop type assignment problem of a circuit into an in-
stance of min-max problem, which is then transformed to an instance of multi-
objective shortest path (MOSP) problem, for which we use a polynomial ap-
proximation algorithm devised by Warburton in [48] whose time and is bounded
by O(rn3(n/ϵ)2r) and space by O(rn(n/ϵ)r) where r is the arc weight dimension
and n is the number of vertices in MOSP graph. Our formulation to the MOSP
problem is described in Sec. 3.5.3. When solving the MOSP problem, we adopt
a concept of superposition of current flows, described in Sec. 3.5.2. In addi-
tion, the derivation procedure of an instance of MOSP problem is illustrated in
Sec. 3.5.3, and the heuristic of selecting a target grid points for reducing peak
current is described in Sec. 3.5.4. Finally, integrating clock power minimization
into our framework is described in Sec. 3.5.5.
1We used Synopsys IC Compiler for our experiment.
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3.5.2 Superposition of Current Flows
Definition 1 (R(i), R(i, j), I(i, j)) : R(i) is defined to be the set of flip-flops
that are directly driven by clock buffer bi. (We call R(i) the set of sink flip-
flops of buffer bi.) Let pj be a junction point in power mesh P . Then, R(i, j) is
defined to be a maximal subset of R(i) such that every flop-flops in the subset
pulls current through pj . (We call R(i, j) the set of sink flip-flops of buffer bi
on power grid pj .) Finally, I(k, j) is defined to be the current profile pulled by
a flip-flop fk through power grid point pj .
2
Note that every flip-flop is directly driven by exactly one clock buffer. That is,
R(i1) ∩ R(i2) = ϕ if i1 ̸= i2, but it may pull current through more than one
junction point in power mesh. Superposition of current flow on a junction pi in
power mesh P states that the total current flow flowing at pi equals to the sum
of the amount of currents that are pulled through pi by the cells connected to
pi.
By following the current superposition theorem, the total amount of current








where F and B are the set of flip-flops and the set of sink clock buffers, respec-
tively.
Based on Eq.(3.2), we extract a current profile of each R(i, j) and perform
the superposition of current profiles. Fig. 3.8 illustrates our procedure of deriv-
ing the current profiles on power junctions.


















Figure 3.8: An illustration for superposition of currents. (a) A example circuit
with a power mesh having two sink groups. A ground mesh is omitted in this
illustration for simplicity. Each sink group is denoted as 1 and blue color, 2 and
yellow color, respectively. Each cell is connected to its nearest junction of power
mesh. (b) Superposition of currents. The current shown at a junction equals to
the summation of currents each cell connected to that junction pulls.
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3.5.3 Formulation to Instance of MOSP Problem
For a target power grid point pi and the sets of R(i) in which their flip-flop
types in R have not been determined, we want to find a mapping of R(i) to
flip-flop types that minimizes the peak current on pi. For example, suppose
we have three flip-flop groups R(1), R(2), and R(3) on pi and their flip-flop
types are not determined yet. Further, we suppose that the mapping candi-
dates without violating the clock skew bound constraint have been extracted,
as shown in Table 3.2. We call such mapping candidates feasible mappings. For
example, mapping candidate 1 for R(1) indicates that the initial driving buffer
is converted to an inverter with size of X8 and its driven flip-flops to FF−1inv.
Note that a driving buffer may be converted to an inverter according to the
assignment of flip-flop type to its driven set of flip-flops.
Table 3.2: An illustration of feasible mappings for three sets of flip-flops, each
of which is driven by buffers b1, b2, and b3 in the initial clock tree.
Sink
T1 T2 T3
Group FF type B/I FF type B/I FF type B/I
R1 FF
−
1inv INV X8 FF
−





1inv INV X8 FF
+
1inv BUF X4 - -
R3 FF
+
1inv BUF X4 FF
+
2inv BUF X4 - -
Then, we construct an L-layered network G(V,A) for the sets, say R(1),
· · · , R(L), of flip-flops that are directly driven by L clock buffers. Each vertex
in V indicates a distinct mapping candidate and all vertices corresponding to
set R(i), i = 1, 2, · · · , L are arranged in the i-th layer in G. Then, for every pair
of vertices between two consecutive layers in G, we create an arc (vi, vj) ∈ A.
Finally, we add two dummy vertices called src and dest, placing at the top and
the other at the bottom of the L-layered network G. Fig. 3.9 show the graph
G(V,A) corresponding to the mapping candidates in Table 3.2. The weight of
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Figure 3.9: Conversion to a network graph G(V,A) for the mapping candidates
in Table 3.2. The peak current minimization problem is then translated to find




















Figure 3.10: An illustration of sampling on current waves in (a) power line and
(b) ground line. The maximum value of each range will be chosen. The sampling
step size determines the number of sampling slots, i.e., the value of s.
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s sampling slots on the current profile caused by the mapping corresponding
to vj . An illustrative example of sampling on current waves is shown Fig. 3.10.
The number of sampling slots is determined by designers. Using more sampling
slots would measure more value of peak current at the expense of computation
time. Then, we want to find, among all possible paths from src to dest in G,
a path that minimizes the largest value among the elements in the element-
wise vector sum on the path. This problem is referred to as the multi-objective
shortest path (MOSP) problem. (If s = 1, it becomes the ordinary shortest
path problem.) The lines with blue color indicate the minimum peak current
path. Its vector sum, for example < 30, 12 >, means that peak current of 30uA
is the least height that can be achieved by the feasible mappings. The resulting
mapping are INV X8 + FF−1inv, BUF X4 + FF
+
1inv, and BUF X4 + FF
+
1inv
for R(1), R(2), and R(3), respectively. In practice, for large values of s and L,
finding an exact or bounded solution considering all power grid points is a time
consuming process.
3.5.4 Selecting Target Power Grid Points
To speedup the mapping process of flip-flops, we employ a greedy approach for
the selection of a power grid points on which we want to minimize the peak
current.
Definition 2 (Ipeak(i), Ntot(i), Nself (i)) : Let pi be a power grid point.
Ipeak(pi) is defined to be the value of peak (i.e., max.) current on pi extracted
on an initial clock tree with flip-flops, Ntot(pi) is defined to be the total number
of buffers such that some of their driven flip-flops pull current through pi, and
Nself (pi) (< Ntot(pi)) be the number of buffers such that all the driven flip-flops
pull current entirely through pi.
For example, Table 3.3 shows the values of Ipeak(·) extracted by HSPICE simula-
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Table 3.3: Current peak data of all the grid points on circuit s1423 with 3x3
power/ground lines when VDD=0.95V is applied. The last column indicates the
sets of flip-flops whose current source come from the corresponding grid points.
location power (uA) ground (uA) max (uA)
(0, 0) 156.8 214.4 214.4
(1, 0) 450.9 497.1 497.1
(2, 0) 140.5 213.7 213.7
(3, 0) 212.2 321.3 321.3
(0, 1) 513.2 575.0 575
(1, 1) 187.0 305.8 305.8
(2, 1) 53.5 71.4 71.4
(3, 1) 293.0 273.0 293
(0, 2) 465.4 709.9 709.9
(1, 2) 48.1 70.9 70.9
(2, 2) 463.8 656.4 656.4
(3, 2) 242.8 391.6 391.6
(0, 3) 144.2 213.1 213.1
(1, 3) 592.1 667.9 667.9
(2, 3) 105.6 165.4 165.4
(3, 3) 547.5 757.4 757.4
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tion for circuit s1423 in ISCAS’89. In addition, from the last column in Table 3.3
the values of Ntot(pi) and Nself (pi) for each grid point pi are computed.
Given the values of Ipeak(·), Ntot(·), and Nself (·) for all power grid points,
we select the grid point (pi) that minimizes the quantity of:




where w (0 ≤ w ≤ 1) is a weighting factor.
The first term in Eq.(3.3) prefers, as next target, the power grid point that is
very likely to expose highest peak current while the second term in Eq.(3.3)
ensures that our mapping assignment is effective in lowering down the peak
current.
Once the mapping assignment for a target grid point is done, we update the
current profiles on all the grid points that have not been processed. Then, the
selection process repeats until there is no grid point with unmapped flip-flops.
Apply BOUNDARYNOISEMIN
R  : set of R(•)
• Select R(•) of largest |R(i)| from R
• R ← R −{R(i)}
• Perform the remap
• Update power, timing, noise profile
Attempt remap on R(i) 
R  = Ø
            Meet?
1. Timing constraint &







Figure 3.11: Flow of post power minimization.
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3.5.5 Consideration of Reducing Power Consumption
Our clock boundary optimization methodology can be extended to support
minimizing power consumption under current noise constraint, described in
Fig. 3.11. Initially we start from the result of peak noise minimal-mapping
produced by our BoundaryNoiseMin. Then, at each iteration, we attempt
to remap a set of flip-flops as long as it results in reducing power consumption
while still meeting timing and current noise constraints. Note that depending
on the relative importance of noise, power, and timing, the trade-off between
them can be explored by restructuring the flow diagram.
3.6 Experimental Results
Our proposed algorithm called BoundaryNoiseMin was implemented in C++
and Python language on a Linux machine with i5-4670 CPU and 8GB RAM.
ISCAS’89 benchmark circuits were synthesized with Synopsys Design compiler
and Synopsys IC compiler using Nangate 45nm Open Cell Library[39]. Initially,
clock trees were synthesized by IC compiler with the slew and skew constraints
of 100ps. After extracting RC information of routed clock tree, HSPICE simula-
tion is conducted with a power/ground mesh. We used power delivery network
(PDN) models modelled as an RL network to clearly observe power/ground
noise by simultaneous switching. Each RL segment of the on-chip power/ground
mesh has parameters of R = 0.21Ω/um and L = 0.5fH/um. Each cell on a
clock tree is connected to the closest grid point of power/ground mesh.
The off-chip PDN is also modeled with the model and parameters in [49], for
which the parameters are summarized in Table 3.4. The off-chip supply voltage
is transferred to the on-chip power/ground mesh through an RLC circuit. Each
of four power/ground bumps of off-chip PDN is connected to a corner on the
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Figure 3.13: Model of the off-chip power delivery network (PDN). The off-chip
and on-chip PDNs are connected through four bumps around the corners.
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Table 3.4: Off-chip PDN parameters for HSPICE simulation
Rs,pcb 0.094 mΩ Rs,pcb 0.166 mΩ
Ls,pcb 21 pH Ls,pcb 0 pH
Rs,pkg 1 mΩ Cs,pcb 240 mΩ
Ls,pkg 120 pH Rp,pkg 0.54 mΩ
Rbump 20 mΩ Rbump 5.61 pH
Lbump 30 pH Cpkg 26 µF
on-chip power/ground mesh, shown by dotted lines in Fig. 3.13.
The input clock signal has 30ps of slew and frequency of 500MHz. Clock
skew and slew constraints are both 100ps. To measure the current peak in the
PDN, HSPICE simulation was executed on the ISCAS’89 benchmark circuits.
After we get the new cell type mapping by BoundaryNoiseMin so that the
current peak is minimized, we replace the buffers and flip-flops in the initial
circuit to the new cell types. Finally RC extraction and HSPICE simulation are
performed again on the new circuit.
The simulation results are summarized in Table 3.5. We attached 3x3 power
and ground mesh to each benchmark circuit, where every cell is connected
to its nearest junction of power/ground mesh. We measure peak current and
power/ground noise on every junction in the mesh, and take maximum value
of them. Each column of Base, polarity assignment only [1], Ours represents
the initial clock tree, the results produced by applying the polarity assignment
in [1], and the results by our BoundaryNoiseMin, respectively. The Peak
and Noise columns indicate the maximum peak current and maximum peak-
to-peak voltage fluctuation appearing at the junctions in power/ground mesh,
respectively.
The highest current peak occurs at the ground line in every case, hence volt-
age noise on VDD is larger than that on VSS . As shown in Table 3.5, our proposed
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algorithm BoundaryNoiseMin outperforms the polarity assignment method
in [1] where BoundaryNoiseMin reduces peak current and power/ground
noise by 9.36%∼19.54% and 27.69%∼30.94%, respectively, over the initial clock
tree, and by 2.92%∼10.80% and 12.67%∼17.55%, respectively over the work in
[1]. Overall, our proposed mapping solution consistently reduces the peak cur-
rent and power/ground noise under the clock skew and slew constraints over the
design optimized by [1] as well as the initial designs. Fig. 3.14 shows the current
maps before and after the application of BoundaryNoiseMin to circuit s1423.
3.7 Summary
This chapter proposed an algorithm for clock tree boundary optimization with
the objective of minimizing peak current. The key enabler was exploiting the
four types of flip-flop mapping at the clock tree boundary. We formulated
the mapping problem of minimizing peak current into a multi-objective short-
est path problem and solved it efficiently using an approximation algorithm.
Through testing benchmark circuits, it was shown that our algorithm was able
to reduce the peak current by 27.7%∼30.9%. In addition we suggested an ex-









































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































The contributions of this dissertation is summarized as follows.
4.1 Clock Buffer and Flip-flop Co-optimization for Re-
ducing Power Consumption
In this chapter, we solve a new problem of optimizing the boundary of buffered
clock trees, which has not been addressed in the design automation as yet. Pre-
cisely, we want to show that the clock cells that directly drive flip-flops should
not necessarily be buffers. By taking into account the internal structure of flip-
flops, we can have a freedom of choosing either buffers or inverters for the cell
implementation from library. This in fact leads to cancel out the two invert-
ers, one in the driving buffer and another in each flip-flop, thereby reducing
the power consumption on the clock tree, including flip-flops. We generalize
this idea to look into the possibility of co-optimizing the driving buffers and
flipflops together to reduce the clock power at the boundary of clock trees, and
propose an effective four-step synthesis algorithm of clock tree boundary for
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low power. By applying our proposed technique to benchmark circuits, it is
observed that the clock power is able to be reduced by 7.9%∼10.2% further on
average without timing violation.
4.2 Clock Buffer and Flip-flop Co-optimization for Re-
ducing Power/Ground Noise
In this chapter, we discussed and previous polarity assignment technique to
mitigate simultaneous switching noise on power/ground mesh, by reducing peak
current, which is an extended concept of previous work as including our new
proposed flip-flop structures as the possible candidates for allocating at the
clock boundary. Consequently, we have a flexibility of selecting (i.e., allocating)
clock boundary components in a way to reduce peak current under timing
constraint. We formulate the component allocation problem of minimizing peak
current into a multi-objective shortest path problem and solve it efficiently using
an approximation algorithm. We have implemented our proposed approach and
tested it with ISCAS benchmark circuits. The experimental results confirm that
our approach is able to reduce the peak current by 27.7%∼30.9% on average.
69
Bibliography
[1] D. Joo and T. Kim, “A fine-grained clock buffer polarity assignment
for high-speed and low-power digital systems,” IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 3,
pp. 423–436, Mar. 2014.
[2] P. E. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L. All-
mon, “High-performance microprocessor design,” IEEE Journal of Solid-
State Circuits, vol. 33, no. 5, pp. 676–686, May 1998.
[3] V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez, “Re-
ducing power in high-performance microprocessors,” in Proceedings 1998
Design and Automation Conference. 35th DAC. (Cat. No.98CH36175),
June 1998, pp. 732–737.
[4] P. Pillai and K. G. Shin, “Real-time dynamic voltage scaling for
low-power embedded operating systems,” in SOSP ’01: Proceedings
of the eighteenth ACM symposium on Operating systems principles.
New York, NY, USA: ACM, 2001, pp. 89–102. [Online]. Available:
http://doi.acm.org/10.1145/502034.502044
70
[5] C. M. Krishna and Y. H. Lee, “Voltage-clock-scaling adaptive scheduling
techniques for low power in hard real-time systems,” IEEE Transactions
on Computers, vol. 52, no. 12, pp. 1586–1593, Dec 2003.
[6] M. Donno, A. Ivaldi, L. Benini, and E. Macii, “Clock-tree power optimiza-
tion based on rtl clock-gating,” in Proceedings 2003. Design Automation
Conference (IEEE Cat. No.03CH37451), June 2003, pp. 622–627.
[7] R. Bhutada and Y. Manoli, “Complex clock gating with integrated clock
gating logic cell,” in 2007 International Conference on Design Technology
of Integrated Systems in Nanoscale Era, Sept 2007, pp. 164–169.
[8] W. M. D. J. G. Xi, “Buffer insertion and sizing under process variations
for low power clock distribution,” in Proceedings of IEEE/ACM Design
Automation Conference, 1995, pp. 491–496.
[9] J. Lillis, C.-K. Cheng, and T. T. Y. Lin, “Optimal wire sizing and buffer
insertion for low power and a generalized delay model,” IEEE Journal of
Solid-State Circuits, vol. 31, no. 3, pp. 437–447, March 1996.
[10] K. Banerjee and A. Mehrotra, “A power-optimal repeater insertion
methodology for global interconnects in nanometer designs,” IEEE Trans-
actions on Electron Devices, vol. 49, no. 11, pp. 2001–2007, Nov 2002.
[11] S. Pullela, N. Menezes, and L. T. Pillage, “Low power ic clock tree design,”
in Proceedings of IEEE Custom Integrated Circuits Conference, 1995, pp.
263–266.
[12] S. C. Chan, P. J. Restle, T. J. Bucelot, J. S. Liberty, S. Weitzel, J. M. Keaty,
B. Flachs, R. Volant, P. Kapusta, and J. S. Zimmerman, “A resonant global
71
clock distribution for the cell broadband engine processor,” IEEE Journal
of Solid-State Circuits, vol. 44, no. 1, pp. 64–72, Jan 2009.
[13] V. S. Sathe, S. Arekapudi, A. Ishii, C. Ouyang, M. C. Papaefthymiou, and
S. Naffziger, “Resonant-clock design for a power-efficient, high-volume x86-
64 microprocessor,” IEEE Journal of Solid-State Circuits, vol. 48, no. 1,
pp. 140–149, Jan 2013.
[14] S. Ahn, M. Kang, M. C. Papaefthymiou, and T. Kim, “Design methodol-
ogy for synthesizing resonant clock networks in the presence of dynamic
voltage/frequency scaling,” IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems, vol. 35, no. 12, pp. 2068–2081, 2016.
[15] M. Edahiro, “A clustering-based optimization algorithm in zero-skew rout-
ings,” in 30th ACM/IEEE Design Automation Conference, June 1993, pp.
612–616.
[16] T.-H. Chao, Y.-C. Hsu, J.-M. Ho, and A. B. Kahng, “Zero skew clock
routing with minimum wirelength,” IEEE Transactions on Circuits and
Systems II: Analog and Digital Signal Processing, vol. 39, no. 11, pp. 799–
814, Nov 1992.
[17] R. S. Tsay, “An exact zero-skew clock routing algorithm,” IEEE Trans-
actions on Computer-Aided Design of Integrated Circuits and Systems,
vol. 12, no. 2, pp. 242–249, Feb 1993.
[18] J. Cong and C.-K. Koh, “Minimum-cost bounded-skew clock routing,” in
Circuits and Systems, 1995. ISCAS ’95., 1995 IEEE International Sym-
posium on, vol. 1, Apr 1995, pp. 215–218 vol.1.
72
[19] A. B. Kahng and C. W. A. Tsao, “More practical bounded-skew clock
routing,” in Proceedings of the 34th Design Automation Conference, June
1997, pp. 594–599.
[20] J. Lu, V. Honkote, X. Chen, and B. Taskin, “Steiner tree based rotary
clock routing with bounded skew and capacitive load balancing,” in 2011
Design, Automation Test in Europe, March 2011, pp. 1–6.
[21] A. B. K. D. J.-H. Huang, “On the bounded-skew clock and steiner routing
problems,” in 32nd Design Automation Conference, 1995, pp. 508–513.
[22] C. W. A. Tsao and C. K. Koh, “Ust/dme: a clock tree router for gen-
eral skew constraints,” in IEEE/ACM International Conference on Com-
puter Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Pa-
pers (Cat. No.00CH37140), Nov 2000, pp. 400–405.
[23] J. G. Xi and W. W. M. Dai, “Useful-skew clock routing with gate sizing
for low power design,” in 33rd Design Automation Conference Proceedings,
1996, Jun 1996, pp. 383–388.
[24] A. Rajaram and D. Z. Pan, “Meshworks: An efficient framework for plan-
ning, synthesis and optimization of clock mesh networks,” in 2008 Asia and
South Pacific Design Automation Conference, March 2008, pp. 250–257.
[25] H. Seo, J. Kim, M. Kang, and T. Kim, “Synthesis for power-aware clock
spines,” in 2015 IEEE/ACM International Conference on Computer-Aided
Design (ICCAD), Nov 2015, pp. 126–131.
[26] Y. Kim and T. Kim, “Algorithm for synthesis and exploration of clock
spines,” in 2017 22nd Asia and South Pacific Design Automation Confer-
ence (ASP-DAC), Jan 2017, pp. 263–268.
73
[27] A. Rajaram and D. Z. Pan, “Meshworks: An efficient framework for plan-
ning, synthesis and optimization of clock mesh networks,” in 2008 Asia and
South Pacific Design Automation Conference, March 2008, pp. 250–257.
[28] G. Venkataraman, Z. Feng, J. Hu, and P. Li, “Combinatorial algorithms
for fast clock mesh optimization,” IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, vol. 18, no. 1, pp. 131–141, Jan 2010.
[29] H. Chen, C. Yeh, G. Wilke, S. Reddy, H. Nguyen, W. Walker, and R. Mur-
gai, “A sliding window scheme for accurate clock mesh analysis,” in
ICCAD-2005. IEEE/ACM International Conference on Computer-Aided
Design, 2005., Nov 2005, pp. 939–946.
[30] L. H. Chen, M. Marek-Sadowska, and F. Brewer, “Buffer delay change
in the presence of power and ground noise,” IEEE Transactions on Very
Large Scale Integration (VLSI) Systems, vol. 11, no. 3, pp. 461–473, June
2003.
[31] J.-T. Yan and Z.-W. Chen, “Construction of constrained multi-bit flip-flops
for clock power reduction,” Proceedings of IEEE International Conference
on Green Circuits and Systems, pp. 675–678, 2010.
[32] Y.-T. Chang, C.-C. Hsu, M. P.-H. Lin, Y.-W. Tsai, and S.-F. Chen, “Post-
placement power optimization with multi-bit flip-flops,” in Proceedings of
IEEE/ACM International Conference on Computer-Aided Design, 2010,
pp. 218–223.
[33] I. Jiang, C. Chang, and Y. Yang, “INTEGRA: Fast multibit flip-flop clus-
tering for clock power saving,” IEEE Transactions of Computer-Aided De-
sign of Integrated Circuits and Systems, vol. 31, no. 2, pp. 192–204, 2012.
74
[34] S. H. Wang, Y. Y. Liang, T. Y. Kuo, and W. K. Mak, “Power-driven
flip-flop merging and relocation,” IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems, vol. 31, no. 2, pp. 180–191, 2012.
[35] C.-C. Hsu, Y.-C. Chen, and M. P.-H. Lin, “In-placement clock-tree aware
multi-bit flip-flop generation for power optimization,” in Proceedings of
IEEE/ACM International Conference on Computer-Aided Design, vol. 1,
Nov. 2013, pp. 592–598.
[36] Z.-W. Chen and J.-T. Yan, “Routability-constrained multi-bit flip-flop con-
struction for clock power reduction,” Integration, the VLSI Journal, vol. 46,
no. 3, pp. 290–300, Jun. 2013.
[37] Y.-T. Shyu, J.-M. Lin, C.-P. Huang, C.-W. Lin, Y.-Z. Lin, and S.-J. Chang,
“Effective and efficient approach for power reduction by using multi-bit
flip-flops,” IEEE Transactions on Very Large Scale Integration (VLSI) Sys-
tems, vol. 21, no. 4, pp. 624–635, 2013.
[38] T. K. Hyoungseok Moon, “Design and allocation of loosely coupled multi-
bit flip-flops for power reduction in post-placement optimization,” in Pro-
ceedings of IEEE Asia and South Pacific Design Automation Conference,
2016, pp. 268–273.
[39] “NanGate FreePDF45 Open Cell Library,” 2011. [Online]. Available:
http://www.nangate.com/?page id=2325
[40] P. Vuillod, L. Benini, A. Bogliolo, and G. De Micheli, “Clock skew opti-
mization for peak current reduction,” in Proceedings of the 1996 interna-
tional symposium on Low power electronics and design. IEEE Press, 1996,
pp. 265–270.
75
[41] A. Vittal, H. Ha, F. Brewer, and M. Marek-Sadowska, “Clock skew opti-
mization for ground bounce control,” in Proceedings of International Con-
ference on Computer Aided Design, Nov 1996, pp. 395–399.
[42] W.-C. Lam, C.-K. Koh, and C.-W. Tsao, “Power supply noise suppression
via clock skew scheduling,” in Quality Electronic Design, 2002. Proceed-
ings. International Symposium on. IEEE, 2002, pp. 355–360.
[43] S.-H. Huang, C.-M. Chang, and Y.-T. Nieh, “Fast multi-domain clock skew
scheduling for peak current reduction,” in Asia and South Pacific Confer-
ence on Design Automation, 2006., Jan 2006, pp. 6 pp.–.
[44] A. Vijayakumar, V. C. Patil, and S. Kundu, “An efficient method for clock
skew scheduling to reduce peak current,” in 2016 29th International Con-
ference on VLSI Design and 2016 15th International Conference on Em-
bedded Systems (VLSID), Jan 2016, pp. 505–510.
[45] Y.-T. Nieh, S.-H. Huang, and S.-Y. Hsu, “Minimizing peak current via
opposite-phase clock tree,” in Proceedings. 42nd Design Automation Con-
ference, 2005., June 2005, pp. 182–185.
[46] R. Samanta, G. Venkataraman, and J. Hu, “Clock buffer polarity assign-
ment for power noise reduction,” IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, vol. 17, no. 6, pp. 770–780, June 2009.
[47] H. Jang, D. Joo, and T. Kim, “Buffer sizing and polarity assignment in
clock tree synthesis for power/ground noise minimization,” IEEE Trans-
actions on Computer-Aided Design of Integrated Circuits and Systems,
vol. 30, no. 1, pp. 96–109, Jan. 2011.
76
[48] A. Warburton, “Approximation of pareto optima in multiple-objective,
shortest-path problems,” Oper. Res., vol. 35, pp. 70–79, Feb. 1987.
[49] M. S. Gupta, J. L. Oatley, R. Joseph, G. Y. Wei, and D. M. Brooks, “Un-
derstanding voltage variations in chip multiprocessors using a distributed
power-delivery network,” in 2007 Design, Automation Test in Europe Con-
ference Exhibition, April 2007, pp. 1–6.
초록
초고밀도 집적(VLSI) 회로에서는 데이터를 저장하는 모든 플립플롭들의 동작은
클럭 네트워크를 통해 전달되는 클럭 신호에 의해 동기화된다. 클럭 신호의 매우
높은 스위칭 주파수로 인해서, 클럭 네트워크에서 소모하는 동적 전력(dynamic
power)은 회로의 전체 전력 소모 중에서 상당히 큰 부분을 차지한다. 또한, 클럭
네트워크에서가장많은양의전력소모는바로클럭네트워크의경계에있는플립
플롭과, 그 플립플롭들을 드라이브하는버퍼에서 일어난다. 게다가, 동기 회로에서
모든 플립플롭의 동시적인 활성화는 클럭 네트워크의 경계에서 큰 피크 전류(즉,
전압 하강)를 야기시킨다. 이 점과 관련하여 본 논문에서는 다음의 두 가지 새로운
문제,클럭네트워크경계에서의클럭전력감소문제와클럭네트워크경계에서의
전류 노이즈 감소 문제를 언급한다. 플립플롭의 최적화와 클럭 버퍼의 최적화를
분리해서 고려했던 이전 연구들과는 달리, 플립플롭과 클럭 버퍼의 동시최적화를
고려한다. 더 엄밀히 말하면, 플립플롭과 그것을 드라이브하는 버퍼 한 쌍을 하나
의 싱글 유닛으로 구현할 수 있는 네 종류의 하드웨어요소를 제안한다. 이러한 네
종류의하드웨어요소를이끌어내는가장중요한점은바로,플립플롭의기능을바
꾸지않고도,플립플롭을드라이브하는버퍼내의인버터하나와각플립플롭내의
인버터 하나를 결합해서 제거한다는 것이다. 그 결과 주어진 타이밍 조건 하에서
전력 소모와 피크 전류를 더 감소시킬 수 있도록 클럭 경계 요소들을 선택하는,
즉 할당하는 더 많은 자유도를 얻는다. 클럭 시차 상한 조건 하에서 ISCAS’89 벤
치마크 회로에 대해 본 논문에서 제안된 알고리즘을 구현하였다. 실험 결과는 본
논문에서 제안된 알고리즘이 클럭 전력 소모와 파워 노이즈를 평균적으로 각각
7.9∼10.2%, 27.7%∼30.9% 줄일 수 있음을 보여준다.
주요어: 클락 트리합성, 저전력, 최적화, 전류 피크, 클럭 시차, MOSP
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